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ABSTRACT 
A Clock- and Data-Recovery (CDR) IC for a Physical 
Layer Controller in an Asynchronous Transfer Mode 
(ATM) system operating at a bit rate of 2.488Gb/s is 
presented. The circuit was designed and fabricated in 
a 0.8pm BiCMOS process featuring 13GHz fT bipo- 
lar transistors. Clock-recovery is accomplished with 
a Phase-Locked Loop (PLL). The PLL uses a Phase- 
and Frequency Detector (PFD) to increase the pull-in 
range. No external components are required. A novel 
Voltage Controlled Oscillator ( V c o )  generating both 
in-phase and quadrature clocks, required by the PFD, 
is presented. The CDR includes a 1:s demultiplexer 
with bit-rotation. Emitter Coupled Logic (ECL) is 
used in the PLL, data-regeneration and part of the de- 
multiplexer, while the low-speed parts of the demulti- 
plexer are implemented in dynamic CMOS using the 
B u e  Single-Phased Clock (TSPC) approach. 
1. INTRODIJCTION 
The Clock- and Data-Recovery circuit is part of a 
Physical Layer Controller for a 2.5Gb/s Asynchronous 
Transfer Mode (ATM) system. In optical fiber trans- 
mission only the data signal is transmitted, the ref- 
erence clock signal must be generated at the receiv- 
ing end from the data signal. Two popular methods 
for extracting the clock information from the data sig- 
nal are narrow-band filters [l] and phase- locked loops 
[a]. To reduce the bandwidth of the optical signal, a 
Non Return to Zero (NRZ) coding is usually chosen, al- 
though clock extraction is harder for this coding scheme 
than other coding schemes, e.g. Return to Zero (RZ), 
since an NRZ signal contains n.o energy at the clock fre- 
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quency. When using narrow-band filters it is therefore 
necessary to preprocess the NRZ signal in a nonlin- 
ear element before filtering the clock signal from the 
data. In addition to preprocessing, #a narrow-band fil- 
ter is usually bulky, and not suited for integration. A 
better suited method for integration is to use a Phase- 
Locked Loop (PLL) where the phase of a local oscillator 
is aligned with the phase of the incoming data, using a 
feedback loop. This soliition and its implementation in 
a O.8pm BiCMOS process featuring 13GHz fT bipolar 
transistors [3] is presented in this paper. 
2. CDR ARCHITECTURE 
A block diagram of the CDR circuit is shown in Fi- 
gure 1. The Phase and Frequency Detector (PFD) 
compares the arriving data with the clock generated 
by the Voltage Controlled Oscillator (VCO), generat- 
ing an error-signal that is filtered in the Loop Filter 
(LF) and fed back to the VCO. A basic Master-Slave 
flip-flop is used to regenerate and syrtchronize the data, 
using the clock signal firom the VC8.  
MS-DFF 
Figure 1. CDR block diagram 
The PFD used, and illustrated in Figure 2, is a minor 
variation of one presented by Pottbiicker et al [2]. The 
PFD consist of two identical Phase-Detectors (PD), a 
Frequency-Detector (FD) and a Loop Filter Driver. In 
the two PDs the data is sampled with the in-phase and 
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quadrature clocks respectively, resulting in two beat 
notes, at nodes &I and Q2, with a frequency equal 
to  the difference between the data bit rate and the 
VCO clock frequency. By examining the phase rela- 
tion between the two beat notes, the FD can determine 
whether the VCO frequency is higher or lower than the 
Phase 
Detector 
- oi 
1 
- 
LF d To LF 
I .  03a frequency - Detector * Data 
In previous work [2], the outputs from one PD and 
the FD are summed in the analogue domain, resulting 
in a ternary output from the PFD. To avoid this, and 
associated problems, the PFD outputs are processed 
digitally in the Loop Filter Driver. 
The acquisition procedure consists of two stages, 
frequency-acquisition and phase-acquisition. During 
frequency-acquisition, the PD output will have a duty 
cycle very close to 50%, and can therefore not be used 
to drive the VCO towards lock. In this case the out- 
puts from the FD, given in Table 1, are used to make 
sure that the VCO control voltage is pulled in the right 
direction. Due to  the digital nature of the control loop, 
there is no steady-state for the VCO control voltage. 
The active area occupied by the PLL is 0.54mm2 and 
the power dissipation is approximately 250mW. 
Driver 
Table 1. Phase and Frequency Detector states 
Phase 
Detector 
3. VOLTAGE CONTROLLED OSCILLATOR 
The PFD used requires two clock signals with a 90- 
degree phase shift, if the phase shift is not exactly 90 
degrees the PFD will still work, but with an asymmet- 
ric pull-in range. A VCO that generates quadrature 
clock signals with an accurate phase shift is shown in 
Figure 3, it is based on the VCO presented in 141 by 
Razavi and Sung. 
In the process available to  us, the VCO in [4] would 
give an oscillation frequency of approximately 5GHz. 
t 
02 
lClk 
I I I I W k  
Figure 3. VCO schematic 
However, the target frequency of our work is 2.488GHz 
(STM-16/STS-48), and this factor of two can be used 
to  get both in-phase and quadrature outputs from the 
VCO. To reduce the center frequency of the VCO to the 
required 2.5GHz, a 6-stage ring-oscillator is used, with 
two ring-stages between the inputs of transconductance 
amplifiers connected to the same common load. By 
connecting transconductance amplifiers to  the remain- 
ing ring- stage outputs, an exact quadrature output is 
achieved. The time between transitions on the clock is 
the delay through two ring-stages, which means that 
unequal loading of the ring-stages directly translates 
into jitter. To eliminate this cause of jitter, a layout 
with abutted cells was used, alternating between ring- 
stages and transconductance amplifiers, eliminating the 
need for interconnect in the ring. To generate the ring, 
we used the fact that any odd number of inversions in 
the ring will give oscillation, and that the transconduc- 
tance stages can be either inverting or non-inverting, 
by interchanging the outputs. The ring-stages are ba- 
sic ECL buffers, with the VCO control voltage applied 
to the current sources in the emitter-followers, to re- 
duce variations in voltage swing. An additional control 
voltage for the current sources in the differential stage 
of the ECL buffers is available, and can be used to  
adjust the center frequency of the VCO. The VCO oc- 
cupies an area of 0.11mm2, with a power dissipation 
of approximately 150mW, and a VCO tuning range of 
400MHz centered around 2.5GHz. 
4. DEMULTIPLEXER 
The block diagram for the demultiplexer is shown in 
Figure 4. A basic tree-structure with Master-Slave 
(MS) and Phase-Shifted (PS) flip-flops is used, with 
data-regeneration performed by the first flip-flop. The 
clock can be supplied by either the on-chip PLL or an 
external clock generator. 
The 1:4 operation is implemented in ECL, while the 
final stage, as well as the bit-rotation is implemented 
in CMOS using the True Single-Phased Clock (TSPC) 
approach [5]. In the final stage positive and nega- 
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Figure 4. Demultiplexer schematic 
tive edge-triggered dynamic CMOS Aip-flops are used. 
To synchronize the outputs, P-type latches are added 
to the outputs of the positive edge-triggered CMOS 
flip-flops. The size of the demultiplexer including bit- 
rotation block is 0.42mm2, power dissipation is approx- 
imately 400mW. 
4.1. ECL-to-CMOS converter 
The ECL-to-CMOS converter used here uses a current 
mode approach, to avoid having MOS transistors di- 
rectly driven by low-swing nodes. A schematic for the 
ECL-to-CMOS converter is shown in Figure 5. 
Figure 5. ECL-to-CMOS converter schematic 
The converter consists of a Current Mode Logic 
(CML) stage, three CMOS current mirrors and a 
CMOS inverter for better driving ability. If the in- 
put A is high, the collector current of Q1 is mirrored 
through the NMOS current mirror of M2 and MI, and 
further mirrored through the PMOS current mirror Ms 
and M7, pulling down the input to the inverter, thus re- 
sulting in a rising output. If the input is low, i.e. Abar 
is high, the collector current of Q2 is mirrored through 
M3 and M4, pulling the input to the inverter high, and 
thereby resulting in a low output. 
4.2. Bit-rotation 
The presented circuit is part of a Physical Layer Con- 
troller for cell-based ATM. During the cell-delineation 
procedure byte and cell boundaries must be deter- 
mined, by scanning the bitstream for valid Header Er- 
ror Control (HEC) fields [6]. 
The logical operation of the demultiplexer is to grab 
eight consecutive bits from the serial bitstream, and 
present them tal the subsequent circuitry in parallel. 
However, at start-up the eight bits will most likely not 
correspond to a single octet. During the cell delineation 
procedure, it is therefore necessary to be able to rotate 
the bits, corresponding to moving the octet-window in 
the serial bit-stream. This operation is not unique to 
an ATM Physical Layer Controller, and is therefore 
implemented with the demultiplexer, to  facilitate the 
use of the demultiplexer in other systems. A schematic 
for the bit-roation circuit is shown in Figure 6. 
Figure 6. Bit-rotation schematic 
5. FABRICATION 
The presented circuit has been fabricated in a standard 
0.8pm BiCMOS process featuring 13GHz fT bipolar 
transistors [3], ak Northern Telecom, through Canadian 
Microelectronics Corporation (CMC). A chip photo is 
shown in Figure 7. The chip contains several indepen- 
dent test-structures, to facilitate testing and character- 
ization of the individual blocks. In the lower right of 
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Figure 7, the VCO can be seen, while the upper right 
shows the CDR block, corresponding to Figure 1. The 
left hand side of Figure 7 contains the full circuit with 
CDR and demultiplexer. The total area of the chip is 
7.3mm2. 
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Figure 7. Micrograph of CDR with demultiplexer 
6. MEASUREMENT RESULTS 
Since it is the determining factor in proving the feasibil- 
ity of the new architecture and obtaining the required 
speed, preliminary measurements were concentrated on 
the VCO. Measurements on the performance of the full 
circuit will be presented at  the conference. 
Figure 8 shows the measured and simulated VCO 
oscillation frequency versus the applied control voltage. 
Simulation results are shown for worst, best and typical 
process corners. It is seen that the measured oscillation 
frequency is a bit lower than expected from simulations, 
but within what could be caused by process variations. 
Adjustments to the current sources in the CML stages 
of the VCO ring can easily be used to move the entire 
curve up or down, thereby centering the VCO tuning 
range around the target frequency of 2.5GHz. 
7. CONCLUSION 
In this paper a clock- and data-recovery circuit, com- 
bined with a demultiplexer and bit-rotation circuitry, 
was presented. This circuit is an important part of a 
fully integrated Physical Layer Controller for a 2.5Gb/s 
ATM system, but can be used in other systems oper- 
ating at this bit rate. The circuit was implemented 
in BiCMOS, with the high-speed parts using Emitter 
Coupled Logic, while dynamic CMOS was used for the 
last demultiplexing stage and for the bit-rotation logic. 
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Figure 8. VCO frequency vs control voltage 
As part of the PLL, a novel VCO configuration, gen- 
erating high-speed quadrature clock signals, was pre- 
sented. 
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